Concept of Implementing Optimized Finite Impulse Response (OFIR) Filter using UltraScale FPGA

Authors

  • Javed Ali Jamali Department of Electronic Engineering, Quaid-e-Awam University of Engineering, Science & Technology Nawabshah, Sindh, Pakistan

DOI:

https://doi.org/10.55447/jaet.05.01.33

Keywords:

FPGA System Design, Filter Design, Optimization

Abstract

The important issue in filter is the design in real-time. For that DSP is obvious choice. However, due to recent advancement in FPGA, it is worth to have the designing and optimization of filter in latest FPGA to produce faster results with more features in design prospective. In this work, the digital filter design and optimization is carried using latest FPGA in order to ease the complexity of design and accelerate the optimization of FPGA.

Downloads

Published

2021-06-30

How to Cite

Jamali, J. A. (2021). Concept of Implementing Optimized Finite Impulse Response (OFIR) Filter using UltraScale FPGA. Journal of Applied Engineering & Technology (JAET), 5(1), 40–47. https://doi.org/10.55447/jaet.05.01.33

Most read articles by the same author(s)

Obs.: This plugin requires at least one statistics/report plugin to be enabled. If your statistics plugins provide more than one metric then please also select a main metric on the admin's site settings page and/or on the journal manager's settings pages.