Concept of Implementing Optimized Finite Impulse Response (OFIR) Filter using UltraScale FPGA
DOI:
https://doi.org/10.55447/jaet.05.01.33Keywords:
FPGA System Design, Filter Design, OptimizationAbstract
The important issue in filter is the design in real-time. For that DSP is obvious choice. However, due to recent advancement in FPGA, it is worth to have the designing and optimization of filter in latest FPGA to produce faster results with more features in design prospective. In this work, the digital filter design and optimization is carried using latest FPGA in order to ease the complexity of design and accelerate the optimization of FPGA.
Downloads
Published
2021-06-30
How to Cite
Jamali, J. A. (2021). Concept of Implementing Optimized Finite Impulse Response (OFIR) Filter using UltraScale FPGA. Journal of Applied Engineering & Technology (JAET), 5(1), 40–47. https://doi.org/10.55447/jaet.05.01.33
Issue
Section
Articles
License
Copyright (c) 2021 Journal of Applied Engineering & Technology (JAET)
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.